A s designers strive to extract ever more performance from high-speed transmission lines on FR-4 substrates and their highspeed derivatives, a requirement has arisen for a practical and robust "Go/No Go" test technique for loss to be deployed on the PCB production floor. The intent of this paper is to propose that root impulse energy (RIE) testing is a practical and achievable test method. It is easily deployed and offers repeatable, reliable discrimination between PCBs fabricated with a range of varying base material loss characteristics.
A s designers strive to extract ever more performance from high-speed transmission lines on FR-4 substrates and their highspeed derivatives, a requirement has arisen for a practical and robust "Go/No Go" test technique for loss to be deployed on the PCB production floor. The intent of this paper is to propose that root impulse energy (RIE) testing is a practical and achievable test method. It is easily deployed and offers repeatable, reliable discrimination between PCBs fabricated with a range of varying base material loss characteristics.
Until recently, digital signals on PCB transmission lines operated at sub gigabit data rates. Consequently, losses were safely ignored while characteristic impedance was the major transmission factor. Today loss is a major consideration when pushing the limits of transmission lines on PCB boards. A board may be designed to take advantage of the transmission capabilities of a high specification dielectric, but an inadvertent substitution of an inferior specification core or prepreg during the manufacturing cycle, which may easily go unnoticed, could be fatal to the electrical performance of the system. This test is designed to give fabricators a first indication of a change in loss characteristic on a given transmission line structure/ layer stackup. This change in characteristic loss may be due to a number of factors including incorrect material used in a stackup. It may also be used in conjunction with other techniques (more suited to lab/ QA use) to flag the need to escalate problem builds for more detailed laboratory analysis.
The RIE method has been presented in previous papers and presentations. 1 This paper looks at some of the more practical implementations of deploying this method in a conventional production environment. TDRs from two manufacturers were used for the acquisition of results in this paper.
RIE-Root Impulse Energy
The RIE method employs a modified version of the standard impedance test coupon, which contains a short reference line, and a longer test line. The RIE method compares the reflected TDR signal of the short trace with the longer sample, and by differentiating the resultant reflection and taking the root of the area under the resultant curve, calculates a measurement proportional to the high-speed losses encountered on the structure. 
Instrumentation
For practical purposes the robustness of a 250 ps TDR is preferred on the PCB fabrication floor. A 250 ps system, while still a sensitive RF measurement tool, is not as susceptible to ESD performance degradation as can be the case with faster risetime systems.
In addition, at 250 ps, the influences of the probe coupon interconnect are not as critical as with higher speed systems. Overall, it presents a more repeatable and reproducible test solution in the current factory environment, compared to laboratory equipment with faster risetimes. For the purpose of this study, instruments from two different vendors were used. TDR1 hardware has a reflected risetime of 250 ps. TDR2 has a faster risetime, so the waveforms were mathematically filtered to simulate the results of using a 250 ps risetime using software features embedded in that equipment.
Test Board Design
A test board was designed to identify the answers to some practical problems: The following board ( Figure 1 and 2) was manufactured in several materials: Isola IS410 (1080), IS410 (2116), IS408, and Nelco N4000-13. The board was designed to be ~2.34 mm (0.092 in) thick to mimic thick server boards, in which via effects are worst.
STaCkuP Board Layout
The test traces were placed at a slant of 10 degrees (Figure 2 ) to avoid the trace running with the warp or weft of the material, thus minimizing the effect of dielectric variation sometimes caused by trace alignment with the fiber weave. 3 Different length traces were included on this board to see if reliable results could be obtained from shorter lengths. In addition, the 300 mm (12 in) traces were folded back on themselves to try to eliminate the need for a large amount of linear board space.
Probe Layout
A consistent interconnect to the coupon under test is key to achieving good R&R. For production use this has to be easy, repeatable, and, ideally, suited to both hand and automated test systems. A back to back layout of coupon was investigated ( Figure 3 ) so that both the long and short reference lines could be addressed in a single probing action if required.
RESuLTS

Different length traces
In a production environment there is significant pressure to minimize board panel area consumed by coupons and other nonproductive artifacts. To this end, two coupon styles were evaluated. Both would have the 25 mm (1 in) reference trace but the second trace would be 300 mm (12 in) long in one case and 200 mm (8 in) long in the other.
It is interesting that there is a significant difference in the magnitude of the returned RIE result between the two TDR systems used. Although there is a block shift in the data magnitude of TDR results, the underlying differences between materials are sim- In previous studies using these same systems, a much closer correlation was achieved. This magnitude difference needs further work to identify its cause.
From Figure 4 and 5, it can be concluded that the data from the 200 mm still allow a distinction between the higher specified dielectrics and the more lossy 410 material, but the difference between RIE values is smaller (as expected). A 200 mm trace could be used for gross material differentiation, but a 300 mm trace would be necessary for more subtle distinctions. The choice between the two may be based on availability of board space versus desired precision.
Switchback Results
To save on board space it would be convenient if the 200 mm trace could be laid out in a manner such that it folded back on itself, thus occupying less linear space. The closest spacing, included on this board, between the two parallel lines of the switchback was 0.432 mm (0.017 in). This figure was calculated from a conventional rule of thumb to space aggressor traces (>5x height above the ground plane for microstrip, >3x height for stripline). The following TDR trace ( Figure 6 ) shows clearly the unwanted effects of that folding, with the two halves of the traces running parallel.
On the surface microstrip TDR trace shown in Figure 6 , the switchback can clearly be seen as a large capacitive dip at 3200 ps with the following portion of the trace raised by additional reflections and crosstalk. Switchback effects could still be seen with a spacing of 1.42 mm (0.056 in). From these practical results it would seem that any surface microstrip trace, laid out to include a switchback, would have to have the trace separation in excess of this value. As expected, the embedded stripline trace with a separation of 0.889 mm (0.035 in) shows no sign of coupling or erroneous reflections because FEXT effects are minimal. Corners will always have a subtle effect, but at these frequencies, the stripline trace could be laid out in either a linear or switchback fashion.
Via Effects
Some traces were manufactured with an entry pad and via at one end of the trace only, mimicking expected production coupons. Other traces included a contact pad and via at both ends allowing investigation using TDT and VNA techniques. Figure 7 and 8 show that the vias as manufactured on this board have no significant effect on the RIE result at these frequencies.
Probes/R&R
Using repeated measurements taken by three appraisers, the R&R of two probing scenarios were investigated. In the first case the short reference trace and the longer trace were measured in two separate probing actions. In the second case a specially configured probe was used to capture the data from both of the traces in one probing action.
The figures in Table 1 show the calculated variations in RIE due to different contributing factors. It was found that a better R&R was achieved by using a single probing action over addressing the coupon twice. There are also obvious test time and error benefits to be made in the test/production environment. In addition, stripline results show far less part variation than those of surface microstrip.
VNa Correlation
The loss of the 300 mm (12 in) traces (Figure 9 to 12) was measured by VNA.
In both the stripline and microstrip through (S21) loss, two distinct groups of curves are seen that represent the different material types. The Nelco 4000-13-SI and the IS408 materials are characterized with a lower loss relative to the IS410 (1080) and the IS410 (2116). An exception to this grouping is seen for layer 8 of the IS408 material. This layer of this particular material appears, in Figure 10 , to have similar loss characteristics to lower loss materials below 1.1 GHz. This effect needs further exploration; however, the RIE ratio is in agreement with the VNA findings.
The S21 measurements also demonstrate a greater reliability in the stripline manufacturing process represented in the previously mentioned graphs as tighter curves groupings for layers 3 and 6 (striplines). Layers 1 and 8 (microstrips) exhibit a greater impedance target variation seen in the undulations of the S21 measurements.
Contrary to expectations, the inner layer loss characterizations for the IS410 (2116) is greater than the IS410 (1080). The microstrip layers do not show a greater loss characterization for the IS410 (1080) because of the impedance mismatch induced undulations of the measurements. It is important that the impedance mismatches be limited to ensure accurate S21 measurements. These results from the VNA measurements were also indicated in the RIE values. Table 2 contains direct correlation between the VNA measurements and the computed RIE values. An RMS line was fitted to the S21 measurements between 0.5 GHz and 1.6 GHz, shown in Figure 13 , 2 to counteract the impedance mismatches. A single frequency point of 1.4 GHz from this fitted line was chosen for correlation. The value was determined using the equation 0.35/250 ps.
The results recorded in Table 2 and shown in Figure 14 show a high degree of correlation between the loss measurement from the VNA and TDR2.
FR-4 is fundamentally hygroscopic (i.e., absorbs moisture from the environment). Inevitably this means that different conditions around the world will alter the loss properties exhibited by transmission lines as differing amounts of water are taken into the dielectric. As expected, the RIE measurement on the surface microstrip agrees with this. When the boards are subjected to different environmental conditions, the effect can be seen. Results were obtained using TDR1 only. *1: Multiple parts containing these particular structures were not available; thus, this test could not be conducted. The results are expected to be similar to those for Surface microstrip with 2 separate contacts. *2: Total variation cannot be calculated in the absence of PV for this case, but can be expected to be significantly less than that for Surface microstrip with two separate contacts, given the smaller values for 2 of the 3 constituent elements. The RIE results from the embedded microstrip (Figure 16) show that this structure is less susceptible to immediate changes of humidity than the surface microstrip ( Figure 15 ).
Discussion
When testing the characteristic impedance of PCB traces, designers and fabricators have often taken an informal approach to impedance coupon design. The effect of this has been that perhaps not as much attention was paid to the launch characteristic of the test probe/coupon interface as would be desirable. Launch of the test signal into a coupon for trace loss measurement takes on a more critical aspect, with a much higher chance of inaccurate or misleading measurements if the coupon design is not fully considered along with the test probe interconnect. This paper proposes that where possible a standard approach to coupon design should be adopted-especially where product is being sourced from multiple vendors. Good progress has been made in defining a candidate layout for this standard. A dual-line probe using the back to back pin layout improves R&R. These results show that the RIE figures for the embedded stripline structure have the greatest differentiation between materials. It is also known that inner layer traces can be manufactured more reliably and precisely, so a more consistent test structure can be created.
Currently most manufacturing PCB transmission line testing is done at frequencies and geometries where the environment causes little variation. Ideally, localized RH should only minimally affect the proposed production floor metric. Previously suggestions have included baking of boards prior to testing and/or soaking of boards in a controlled RH environment. We believe that in a production environment these options may prove uneconomic due to additional process time rendering them suitable only for batch testing. Inner layer traces are far less responsive to immediate changes of environment so are more suitable for this testing.
It is important to realize that the test methodology outlined in this paper is aimed at material validation and fabrication, not validation of the design; validation of the design should have been done elsewhere. It may be concluded that the best structure for material validation will be a stripline structure-even if this is not representative of the structures used on the board.
Although the absolute RIE numbers are different when obtained by different TDRs, with the corresponding methods of filtering, the RIE numbers show the same relationship and identify similar trends. These numbers also show a similar relationship to the loss figures measured by VNA. The difference in RIE figure implies that a measurement taken with one TDR under certain conditions cannot currently be directly compared to another instrument or location around the world without reference to an independent loss standard.
Provision of a uniform loss standard is key to the successful adoption of a test metric where worldwide correlation and acceptance of measurements have to be made. Such is the case in the impedance world where air conductor co-axial transmission lines (airlines) are universally accepted as such a standard.
Conclusion and Recommendations
RIE with a 250 ps reflected risetime appears suitable for discerning significant differences in material loss properties, provided:
• Proper coupon design is incorporated into the panel design.
-Traces must be at least 200 mm (8 in) long and 300 mm (12 in) length is desired for higher precision; -Serpentine routing must have adequate spacing between legs of the serpentine; and -Vias are acceptable; back-drilling (or similar mitigation technique) is not required.
• The frequencies of interest are limited to 1.4 GHz or a limit commensurate with high reliability and repeatability. For material differentiation stripline gives better results than microstrip; thus it is suggested that an embedded stripline coupon be employed as the test vehicle even if this structure does not represent those used on the board. This recommendation requires a conceptual shift from conventional impedance testing where the test trace is designed to be a typical board trace.
The RIE test proposed here does not replace conventional impedance control techniques that are currently in use. A suitable standard for loss and cross test equipment calibration is key and will need to be established before this new measurement technique can gain widespread trust throughout the industry. n
